Instance Constructors
-
new
TSHRFile()
Value Members
-
final
def
!=(arg0: AnyRef): Boolean
-
final
def
!=(arg0: Any): Boolean
-
final
def
##(): Int
-
def
<>(src: Module): Unit
-
final
def
==(arg0: AnyRef): Boolean
-
final
def
==(arg0: Any): Boolean
-
val
acquireConflicts: UInt
-
val
acquireMatches: UInt
-
val
acquireReadys: UInt
-
val
acquire_idx: UInt
-
def
addClock(clock: Clock): Unit
-
def
addDefaultReset: Unit
-
def
addModule[T <: Module](c: ⇒ T)(implicit p: Parameters): T
-
def
addModule[T <: Module](c: ⇒ T, f: PartialFunction[Any, Any]): T
-
def
addPin[T <: Data](pin: T, name: String): T
-
def
addResetPin(reset: Bool): Bool
-
val
amoAluOperandBits: Int
-
def
apply(name: String): Data
-
final
def
asInstanceOf[T0]: T0
-
def
assert(cond: Bool, message: String): Unit
-
val
asserts: ArrayBuffer[Assert]
-
def
bfs(visit: (Node) ⇒ Unit): Unit
-
val
bindings: ArrayBuffer[Binding]
-
val
blockAddrBits: Int
-
val
blockOffBits: Int
-
val
block_acquires: Bool
-
val
children: ArrayBuffer[Module]
-
var
clock: Clock
-
val
clocks: ArrayBuffer[Clock]
-
def
clone(): AnyRef
-
val
code: Code
-
def
debug(x: Node): Unit
-
val
debugs: LinkedHashSet[Node]
-
var
defaultResetPin: Bool
-
var
defaultWidth: Int
-
def
dfs(visit: (Node) ⇒ Unit): Unit
-
def
doInputRouting[T <: HasManagerTransactionId](in: DecoupledIO[T], outs: Seq[DecoupledIO[T]]): Unit
-
def
doInternalInputRouting[T <: HasL2Id](in: ValidIO[T], outs: Seq[ValidIO[T]]): Unit
-
def
doInternalOutputArbitration[T <: Data](out: DecoupledIO[T], ins: Seq[DecoupledIO[T]])(implicit arg0: ClassTag[T]): Unit
-
def
doOutputArbitration[T <: TileLinkChannel](out: DecoupledIO[T], ins: Seq[DecoupledIO[T]]): Unit
-
def
emitDec(b: Backend): String
-
final
def
eq(arg0: AnyRef): Boolean
-
def
equals(that: Any): Boolean
-
def
finalize(): Unit
-
def
findBinding(m: Node): Option[Binding]
-
final
def
getClass(): Class[_]
-
def
getClassValNames(c: Class[_]): ArrayBuffer[String]
-
def
getPathName(separator: String): String
-
def
getPathName: String
-
def
getValNames: ArrayBuffer[String]
-
def
hasClock: Boolean
-
var
hasExplicitClock: Boolean
-
var
hasExplicitReset: Boolean
-
def
hasReset: Boolean
-
def
hasWhenCond: Boolean
-
val
hashCode: Int
-
val
idxBits: Int
-
val
idxLSB: Int
-
val
idxMSB: Int
-
val
ignoresWriteMask: Boolean
-
val
innerBeatAddrBits: Int
-
val
innerByteAddrBits: Int
-
val
innerDataBeats: Int
-
val
innerDataBits: Int
-
def
innerTLParams: Parameters
-
val
internalDataBeats: Int
-
-
var
ioVal: Data
-
val
isDM: Boolean
-
def
isInput(node: Node): Boolean
-
final
def
isInstanceOf[T0]: Boolean
-
val
isLastLevelCache: Boolean
-
def
keepInputs(nodes: Seq[Node]): Seq[Node]
-
var
level: Int
-
def
markComponent(): Unit
-
var
moduleName: String
-
val
nAcquireTransactors: Int
-
val
nReleaseTransactors: Int
-
val
nSecondaryMisses: Int
-
val
nSets: Int
-
val
nTransactors: Int
-
val
nWays: Int
-
var
name: String
-
var
named: Boolean
-
val
names: HashMap[String, Node]
-
final
def
ne(arg0: AnyRef): Boolean
-
def
nextIndex: Int
-
var
nindex: Int
-
val
nodes: LinkedHashSet[Node]
-
final
def
notify(): Unit
-
final
def
notifyAll(): Unit
-
val
outerBeatAddrBits: Int
-
val
outerByteAddrBits: Int
-
val
outerDataBeats: Int
-
val
outerDataBits: Int
-
-
def
outerTLParams: Parameters
-
-
def
ownIo(): Unit
-
lazy val
params: Parameters
-
var
parent: Module
-
var
pathParent: Module
-
def
printf(message: String, args: Node*): Unit
-
val
printfs: ArrayBuffer[Printf]
-
val
refillCycles: Int
-
val
refillCyclesPerBeat: Int
-
val
releaseMatches: UInt
-
val
releaseReadys: UInt
-
val
release_idx: UInt
-
def
removeInputs(nodes: Seq[Node]): Seq[Node]
-
def
reset: Bool
-
def
reset_=(): Unit
-
def
reset_=(r: Bool): Unit
-
val
resets: HashMap[Bool, Bool]
-
val
rowBits: Int
-
val
rowBytes: Int
-
val
rowOffBits: Int
-
def
stripComponent(s: String): String
-
val
switchKeys: Stack[Bits]
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
-
val
tagBits: Int
-
def
toString(): String
-
val
trackerAcquireIOs: IndexedSeq[DecoupledIO[AcquireFromSrc]]
-
val
trackerList: IndexedSeq[L2XactTracker { def io: uncore.L2XactTrackerIO }]
-
val
trackerReleaseIOs: IndexedSeq[DecoupledIO[ReleaseFromSrc]]
-
var
traversal: Int
-
val
untagBits: Int
-
var
verilog_parameters: String
-
final
def
wait(): Unit
-
final
def
wait(arg0: Long, arg1: Int): Unit
-
final
def
wait(arg0: Long): Unit
-
val
wayBits: Int
-
-
def
whenCond: Bool
-
val
whenConds: Stack[Bool]
-
def
wires: Array[(String, Bits)]
Inherited from UsesParameters
Inherited from Module
Inherited from AnyRef
Inherited from Any
